DC-DC buck converter using hopping technique and capacitor-less LDO regulator design for EMC

Hai Au Huynh, So Yeon Joo and So Young Kim

College of Information and Communication Engineering, Sungkyunkwan University E-mail: ksyoung@skku.edu

Abstract - **In this paper, we increased the electromagnetic interference (EMI) reduction amount by improving frequency hopping control method and applying dead-time control technique. The original control method of frequency hopping creates unwanted frequency components during the transition of control clock. By improving the hopping control, unwanted frequency component is totally removed. Combining the optimized frequency hopping and dead-time method, the EMI reduced is up to 13.5dB at the fundamental switching frequency. Moreover, a low drop-out (LDO) regulator was designed with high noise immunity against the conducted EMI generated from the DC-DC converter. In this work, DC PSR (power-supply rejection) performance of the LDO regulator was enhanced by optimizing the DC PSR of the bandgap reference (BGR) circuit and the bandwidth was widen by eliminating the parasitic capacitances occurring at the gate of the pass transistor by adding the voltage dependent current source.**

*Keywords—***Bandgap reference circuit, DC-DC converter, Frequency hopping control technique, Capacitor-less low dropout (LDO) regulator**

I. INTRODUCTION

The switching node of DC-DC converter is the dominant source of EMI emission among the nodes of DC-DC converter. The frequency hopping technique is proposed to be applied to reduce the spur in the output node of the DC-DC converter [1]. The ideal of frequency hopping techniques is to spreading out the switching frequency of the DC-DC converter. By doing that, the frequency of the switching node is also spread out. Therefore, the power spectrum of the switching node is also reduced and EMI emitted from this node is reduced [2]

In the frequency hopping technique, an asynchronies clock is used to control the pseudo-random generator. The random bits are used to control the variation of internal sawtooth signal as shown in Fig. 1 (a). By varying saw-tooth, the switching frequency is varied accordingly. In the operation case of this structure, there is high probability that rising edge of external clock is at middle of the saw-tooth signal. In that case, the saw-tooth cycle crossed by external clock is abnormally changed. The frequency of the abnormal saw-

tooth makes the unwanted spur which is not include in the desire frequency sweep set as show in Fig. 1 (b).

With the DC-DC converter, the LDO regulator with high noise immunity against the conducted EMI noise generated from the DC-DC converter is designed. A PMIC usually consists of a DC-DC converter and a LDO regulator. The LDO regulator is usually placed at the stage that follows the DC-DC converter in the PMIC. Therefore, it is required to reject the noise from the DC-DC converter up to its operating frequency and its harmonics.

⁽b)

Fig. 1. Original saw-tooth frequency sweep. (a) Control circuit, (b) Saw-tooth waveform.

a. Corresponding author; ksyoung@skku.edu

Manuscript Received Oct. 29, 2017, Revised Nov. 06, 2017, Accepted Dec.18, 2017

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License [\(http://creativecommons.org/licenses/bync/3.0\)](http://creativecommons.org/licenses/bync/3.0) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

Fig. 2. (a) Block diagram and (b) the schematic of LDO_{conven}

The structure of a conventional LDO regulator (LDO*conven*) with a PMOS pass transistor and its schematic are presented in Fig. 2. A conventional LDO regulator usually consists of an error amplifier (EA), a bandgap reference (BGR) circuit, feedback resistors (*R*1 and *R*2), and a pass transistor. The EA compares the two inputs of a differential pair, coming from the divided voltage (*VDIV*) produced by the feedback resistors and the reference voltage (*VREF*) from the bandgap reference (BGR) circuit, and then controls the gate voltage of the pass transistor to maintain a constant DC output voltage [3]-[5]. Moreover, a supply-independent biasing circuit is used [7]. Fig. 3 shows the structure of the proposed output-capacitor free LDO regulator. Usually, the conventional LDO regulator consists of a large load capacitance of several microns or more. However, the fullyintegrated LDO regulator becames a new design trend in the modern mobile IC design. PSR performance depends on the DC PSR and on bandwidth characteristics. To minimize DC

Fig. 3. Block diagram of the proposed LDO.

PSR, an optimization method for the DC PSR of the BGR is proposed. Moreover, the capacitor cancellation technique (CCT) is proposed to increase the PSR bandwidth. The design methodologies as mentioned above are verified using both analytic PSR models and SPICE simulation.

II. PROPOSAL OF IMPROVEMENT FREQUENCY HOPPING **TECHNIQUE**

To solve the problem of generating unwanted frequency component, additional control logic is added to postpone the change of input charging current until the recent saw-tooth cycle is finished as shown in Fig. 4 (a). The result of the additional control logic shows that the unwanted frequency component is removed from saw-tooth signal as shown in Fig. 4 (b). For further improving the EMI emission reduction amount, the dead-time control [6]-[8] is used to create the delay between switch control signals to reduce the jitter in the switching net. The overall schematic is shown in Fig. 5.

Fig. 4. Proposal of new saw-tooth controller. (a) Control circuit, (b) saw-tooth waveform.

Fig. 5. Proposed DC-DC converter schematic.

Fig. 6. Signal flow graph of LDO regulator [9].

Fig. 7. The optimization results of PSRDC according to VREF,AC variation.

Fig. 8. Small-signal-equivalent circuits with CCT.

III. PSR ENHANCEMENT TECHNIQUES

In Fig. 2, the initially designed LDO regulator (*LDOconven*) with two-stages EA with the PMOS active load and PMOS pass transistor is shown. *LDOconven* has the ideal current source (I_{BIAS}) of 1 μ A and the ideal voltage source to supply DC reference voltage (*V_{REFDC}*), which is set to 0.9 V. Moreover, low-noise biasing circuit was designed with wide bandwidth as compared to the conventional voltagedependent biasing circuit.

A. BGR optimization

In Fig. 6, the signal flow graph of the LDO regulator including the PSR (power-supply rejection) performance of BGR (*PSRBGR*) is shown. As shown in Fig. 3, *PSRBGR* affects the DC PSR performance of the LDO regulator without degrading the loop stability. Based on the Mason's gain formula, the equation for the DC PSR performance of the LDO regulator (*PSRDC*) including *PSRBGR* can be expressed as

$$
PSR_{DC} =
$$

$$
\frac{PSR_{pass} - A_{pass}(PSR_{2nd} - A_{2nd}(PSR_{1st} + PSR_{BGR}A_{1st}^{-})}{1 + \beta A_{1st}^{+} A_{2nd} A_{pass}} \tag{1}
$$

where *PSRpass*, *PSR*1*st*, *PSR*2*nd*, and *PSRBGR* are the DC PSR performances of the pass transistor, first/second stages of EA, and BGR, and *A*2*nd* and *Apass* are the voltage gain of the second stages of the EA and the pass transistor, respectively. And, A_{1st}^+ and A_{1st}^- are the voltage gains of the EA from the differential inputs. As seen in (1), *PSR_{DC}* is defined by considering the magnitude and phase of the DC PSR and voltage gain of each block. Therefore, it is possible for *PSRDC* to be enhanced by optimizing *PSR_{BGR}* to have proper magnitude and phase.

In this work, we find the optimum value of *PSRBGR* by sweeping *V_{REFAC}* shown in Fig. 7 to minimize *PSR_{DC}*. In Fig. 7, the AC simulation results of *PSRDC* according to Fig. 7. The small-signal-equivalent circuit of the proposed LDO.

The variation of $V_{REF,AC}$ having opposite phase with V_{IN} is shown. Generally, it is easy to consider that lower PSR performance of BGR less affects the entire PSR performance of the LDO. However, PSR_{DC} shows minimum PSR performance at approximately -79 dB of *PSR_{BGR}*. Based on this result, BGR is designed to have optimum PSR value obtained from the simulation result of Fig. 7.

B. Capacitor Cancellation Technique (CCT)

As mentioned in previous research [10], [11], the BW of the LDO can be analyzed considering Miller effect between the gate of the pass transistor and *VIN*. In this work, capacitor cancellation technique (CCT) is used to compensate the BW of the LDO by adding voltage-dependent-current source (sC_BV_{IN}) at the gate of the pass transistor. In Fig. 8, the smallsignal-equivalent circuits of the proposed LDO with CCT are described. After solving equations obtained by using KCL at the *V_{EA}* and *V_{OUT}* of Fig. 5, the 3dB BW of the PSR $(\omega_z$ (rad/s)) can be expressed as

$$
\omega_z = g_{ds,P3}(1-A_0) + g_{ds,N3} - A_0 g_{m,P3}(1-PSR_{1st})
$$
\n
$$
\frac{g_{ds,P3}(1-A_0) + (C_{gd,P} + C_c)(1 + \frac{g_{m,P3}(1-PSR_{1st}) + g_{ds,P3})}{g_{m,P} + g_{ds,P}}}
$$
\n
$$
(2)
$$

where *A*₀ is the intrinsic gain $(A_0 = \overline{g_{m,P} + g_{ds,P}})$ between the gate of the pass transistor and *VIN*. Since the intrinsic gain is close to 1, the effects of *Cgs,P* and *gds,P*3 almost disappear. In addition, *PSR*_{1*st*} is also close to 1, ω_z can be approximately expressed as follows:

$$
\omega_{z,approx} = \frac{g_{ds,N3}}{C_{gd,P} + C_c - C_B}
$$
\n(3)

As shown in (3), the BW can be enhanced because the effect of $C_{\mathcal{C}}$ and $C_{gd,P}$ can be eliminated if C_B has similar value with the sum of *Cgd,P* and *CC*. To verify this analysis, the simulation is implemented by adding CCT circuit shown in Fig. 9 at the gate of the pass transistor. The optimization results of f_z (Hz) according to C_B is shown in Fig. 9. In Fig. 10, the PSR performances of designed LDOs with BGR and CCT are presented. Moreover, the comparison results of the performances of the LDOs including the stability and the current consumption are summarized in Table. I. As mentioned in previous subsection, the phase margin is maintained regardless of the existence of BGR and CCT circuits. In Fig. 12, the DC offset variations of the LDOs are presented when a sine wave of an amplitude of 1 V was induced at *V_{IN}* are shown. Moreover, in Fig. 10, the noise immunity performance of the proposed LDO against the conducted EMI from the DC-DC converter. In the midfrequency region, the DC offset variation is improved approximately 15 %. The conducted EMI reduction of the proposed LDO is also improved approximately 18 dB.

Fig. 9. The simple schematic of CCT.

Fig. 11. PSR simulation results.

TABLE I. Performance comparison of the LDO regulators

	Unit	LDOconven	LDOproposed
VOUT	V	1.21	1.24
IQ	μA	35.24	48.8
Loop gain	dB	83.36	81.05
Phase margin	degree	45.73	46.3
PSR $(\textcircled{\,}D\text{C})$	dB	-55.06	-108.71
PSR3dB	Hz	14.82k	2.93k
Conducted EMI reduction	dB	-5.76 (Q2.5 MHz)	-23.92 $(@2.5 \text{ MHz})$

IV. EXPERIMENTS

A. Measurement of optimal hopping control structure

0

The new version DC-DC converter are taped-out and measured for confirming the operation and performance. The switching node signal is measured along with the external clock control to confirm the performance of proposed feedback control logic. The measurement

Fig. 14. Switching node voltage vs external control clock waveform.

By using the feedback control logic, during the transition time of external control clock, the cycle of saw-tooth signal is not changed. The changing of charging current is postponed until next saw-tooth cycle to take effect. The switching node signal has exact phenomenal as the sawtooth signal. As shown in the two rising edge in the Fig. 14, one switching cycle is crossed by rising edge and it has same period as previous cycles.

B. Measurement of EMI reduction improvement

The power spectrum of the switching node is measured to perform the EMI reduction. The spectrum of switching node is compared with the same when frequency hopping technique is disable and with the previous version of frequency hopping DC-DC converter. The test results are shown in Fig. 15.

Fig. 15. Switching node power spectrum comparison.

The new version of DC-DC converter with frequency hopping adopt the feedback control logic for saw-tooth generator and dead-time control give a better EMI reduction amount comparing to previous version (up to 5dB higher). Comparing with the conventional DC-DC converter, the EMI reduction amount is up to 13.5 dB.

There is trade-off between EMI reduction and power conversion efficiency. This DC-DC converter gives a good performance in EMI reduction but maintains power conversion at a reasonable rate. The power conversion efficiency is up to 88% at heavy load condition (65 mA). The power conversion efficiency summary is shown in Fig. 16.

Fig. 16. Power conversion efficiency

C. PSR Measurement results of LDO regulator

Fig. 18. PSR measurement result

The PSR performance of the LDO regulator designed by using Magna/Hynix 0.18 μm process was measured. The block diagram of measurement setup is illustrated in Fig. 17. For the PSR measurement, the network analyzer (Agilent E5072A [12]) and the AC coupled external buffer (T.I. BUF602 [13]) was used for the frequency dependent transfer function measurement over wide range of frequencies. A large capacitor (100μF) and an inductor (100μH) are used at the VIN and VOUT to separate DC and AC condition. Also, a resistor of $2k\Omega$ and a capacitor of 1μ F are used as recommended in [11]. The DC supply voltage for BUF602 and DUT are supplied by the power supply.

In Fig. 18, the PSR measurement results of the proposed LDO regulator is shown. The proposed LDO regulator maintains the PSR performance less than -80 dB up to few tens of MHz. The quiescent current when the load current is zero was 48 μA.

V. CONCLUSIONS

In this paper, we increased the reduction amount of EMI emitted from switching node of DC-DC converter by improving frequency hopping control method and applying dead-time control technique to the DC-DC converter. The original control method of frequency hopping creates unwanted frequency components during the transition of control clock. By improving the hopping control, unwanted frequency component is totally removed. Combining the optimized frequency hopping and dead-time method, the EMI reduced is up to 15dB at the fundamental switching frequency. The design is also be optimized to maintain high power conversion efficiency rate up to 88% at 65 mA load. Moreover, the LDO regulator shows excellent PSR measurement results. The proposed LDO regulator maintains the PSR performance less than - 80 dB up to few tens of MHz while consuming 48 μA of quiescent current.

ACKNOWLEDGEMENT

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean Government (NRF-2017R1A2B2003240).

The chip fabrication and EDA tool were supported by the IC Design Education Center (IDEC), Korea.

REFERENCES

- [1] Chengwu Tao and Ayman A. Fayed, "A Buck Converter with Reduced Output Spurs Using Asynchronous Frequency Hopping,*"* IEEE Transactions on Circuits and Systems—II: express briefs, vol. 58, no. 11, Nov. 2011.
- [2] H. A. Huynh, S. Joo and S. Kim, "An experimental study of EMI reduction of DC-DC converter with frequency hopping technique", IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) 2016, pp. 107-109, Hawaii, Dec. 2016.
- [3] P. Schoroter, S. Jahn, F. Klotz, F. Ballarin, F. Gini, and M. Piselli, "EMI resisting LDO voltage regulator with integrated circuit monitor," *EMC Compo 9th Intl. Workshop*, pp. 107-112, Dec. 2013.
- [4] Y. Lu, W-H. Ki, and C. P. Yue, "An NMOS-LDO regulated switched capacitor DC-DC converter with fast-response adaptive-phase digital control," *IEEE Trans. Power Electron*., vol. 31, no. 2, pp. 1294-1302, Feb. 2016.
- [5] A. P. Patel and G. A. Rincon-Mora, "High Power-Supply-Rejection (PSR) current-mode Low-Dropout (LDO) regulator," *IEEE Trans. Circuits Syst.II*, Exp. Briefs, vol. 57, no. 11, pp. 868-873, Nov. 2010.
- [6] Sungwoo Lee, Seungchul Jung, Changbyung Park, Chun-Taek Rim, and Gyu-Hyeong Cho, "Accurate Dead-Time Control for Synchronous Buck Converter With Fast Error Sensing Circuits," IEEE Transactions on Circuits and Systems—I: Regular Papers, vol. 60, no. 11, Nov. 2013
- [7] K. Mainali and R. Oruganti, "Conducted EMI Mitigation Techniques for Switch-Mode Power Converters: A Survey," IEEE Transactions on Power Electronics, vol. 25, no. 9, Sep. 2010.
- [8] B. Razavi, Design of analog CMOS integrated circuits, McGraw-Hill, International edition.
- [9] S. Joo, J. Kim and S. Kim, "Output-capacitor-free LDO design methodologies for high EMI immunity," to be published in *IEEE Trans. Electromagn. Compat*..
- [10] S. Joo, J. Kim and S. Kim, "Power-supply rejection model analysis of capacitor-less LDO regulator design," *IEICE Trans. Electron*., vol. E100-C, no. 5, May 2017.
- [11] S. Joo and S. Kim, "PSR enhancement techniques for output-capacitor-free LDO regulator design," *Analog Intgr Circ Sig Process*., vol. 93, no. 2, Oct 2017.
- [12] Agilent Technologies: E5072A, [http://cp.literature.agilent.com/litweb/pdf/5990-](http://cp.literature.agilent.com/litweb/pdf/5990-8002EN.pdf) [8002EN.pdf.](http://cp.literature.agilent.com/litweb/pdf/5990-8002EN.pdf)
- [13] Texas Instruments: BUF602 [http://www.ti.com/lit/ds/symlink/buf602.pdf.](http://www.ti.com/lit/ds/symlink/buf602.pdf)

Hai Au Huynh received the B.S. degree in Electronic Engineering from University of Science - Ho Chi Minh National University, Vietnam, in 2010 and M.S. from Sungkyunkwan University, Suwon, Korea, in 2013. He is currently working towards the Ph. D. degree in the College of Information and Communication Engineering at Sungkyunkwan University. His

current research interests include EMC test and modeling methods.

So Yeon Joo received the B.S. and M.S. degrees in the College of Information and Communication Engineering from Sungkyunkwan University, Suwon, Korea, in 2011 and 2013, respectively, where she is currently pursuing the Ph.D. degree in the College of Information and Communication Engineering.

Her research interests include LDO regulator design and

electromagnetic interference in electronic systems**.**

SoYoung Kim received the B.S. degree in electrical engineering from Seoul National University, Seoul, South Korea, in 1997, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 1999 and 2004, respectively.

From 2004 to 2008, she was with Intel Corporation, Santa Clara, CA, where she worked on parasitic

extraction and simulation of on-chip interconnects. From 2008 to 2009, she was with Cadence Design Systems, San Jose, CA, where she worked on developing IC power analysis tools. She is currently an Associate Professor at the Department of Semiconductor Systems Engineering, Sungkyunkwan University, Suwon, South Korea. Her research interests include interconnect modeling, signal integrity, power integrity and electromagnetic interference in electronic systems.