

A Zero Current Detector with Low Reverse Current by Forcing Freewheel Switch Operation in Buck Converter

Ngan K. Hoang¹, Young-Jin Woo², Sang-Gug Lee^a

^{1,a} KAIST, Department of Electrical Engineering, ² Silicon Works Co. Ltd., ¹ Silicon Mitus Inc.

E-mail : ngan@kaist.ac.kr

Abstract – At light load condition, buck converter usually requires a zero-current detector (ZCD) to prevent reverse current flowing back to the source to improve conversion efficiency. This paper presents a ZCD with enhanced time response of the freewheel switch operation. The proposed ZCD was simulated using a 0.18- μm CMOS process in a PWM voltage mode control type-III compensation buck converter, to convert a DC input voltage of 3.3V to a DC output voltage of 1.8V. The buck converter was designed to work in CCM at heavy load, PFM at light load, and DCM in a short transient between CCM and PFM. The PWM switching frequency is 2MHz, and the output load current range is from 20mA up to 300mA. The proposed ZCD was tested as compared to the conventional one for the same condition, showing maximum improvement of 6.9% in efficiency in PFM, making the overall conversion efficiency greater than 89.7%.

I. INTRODUCTION

The concept of PWM control is being known for forty years; yet until now, PWM controlled buck converter is still widely used for its simple structure. PWM can be operated in two modes: (1) continuous conduction mode for heavy load; and (2) discontinuous conduction mode for light load. However, in light load condition, there is a disadvantage of PWM control: The discontinuous conduction mode shows a low conversion efficiency. Therefore, normally another control method, which is pulse-skipping mode (PSM), or pulse frequency modulation (PFM) is often used instead [6], to improve conversion efficiency at light load. Regardless of which light load control method is used, it is necessary to use a zero current detector to block the negative inductor current flowing back to the source in order to reduce the root mean square (RMS) current. In this way, conduction loss is reduced, and as a

result, conversion efficiency can be improved at light load.

Fig. 1 shows the overall structure of the PWM voltage mode control type-III compensation buck converter, in which, the main switching component are the high side switch HSW and the low side switch LSW. These power switches intersect with the LC low pass filter at LX crossing point. When the HSW conducts, current flows from VIN to VOUT via HSW and inductor Lo.. When the LSW conducts, current flows from ground to VOUT via LSW and inductor Lo.. Therefore, by using a relevant control method, this structure can convert a DC voltage VIN to a lower DC voltage VOUT, which is the average of LX voltage, and can supply enough current to the load RL.

Considering the period that LSW conducts, LX node voltage potential should be negative for the current can flow from ground to LX. With the present of negative inductor current during this period, when the inductor current flows from VOUT to ground, LX node voltage potential changes to positive. Therefore, when the inductor current crosses zero, LX node's potential is also ground. Hence, by comparing LX voltage node with ground, zero inductor current crossing point can be detected [2][7][8]. The process described above is illustrated in Fig. 2 (b).

The conventional method for zero inductor current detection is to track the zero crossing point of the LX node. However, there is a difficulty in this detection method: At light load current condition when reversed inductor current often occurs, the change in LX voltage potential is also very small:

$$-LX = R_{ON} * I_L \quad (1)$$

in which RON is the ON resistance of the LSW, and IL is the inductor current.

Usually this small voltage potential change of LX node cannot overcome offset voltage of comparator; hence, usually a preamplifier stage is required before the comparator stage to alleviate this difficulty [2].

a. Corresponding author : sgjlee@kaist.ac.kr

Using the conventional ZCD method, the error of the ZCD is assumed to be only the incorrectness of the LX crossing zero detection time. Therefore, until now, the studies of ZCD circuit only focus on increasing the speed of the ZCD comparator to enhance the correctness of the detection time of the zero inductor current crossing point [2][7][8].

Also based on the assumption of incorrect ZCD detection time, a PID loop circuit for ZCD is also studied to reduce reversed inductor current as in [8]; however, an absolute negative inductor current of about 8mA still presents, according to the simulation results in the study. The explanation for the non-negligible negative inductor current (even when using PID control) cannot just be the PID error. There must be another important cause as well: For the correctness of freewheel switch function during the present of negative inductor current, the voltage potential of LX node should be larger or equal to that of the output voltage. However, since the LX node voltage is attached to a large parasitic capacitance of the two power switches, while the inductor current at this time is very small (near zero), it is difficult to raise LX voltage potential from below ground (before ZCD event occurs) to VOUT (stable operation under ZCD condition) instantaneously. Therefore, a finite charging time is required for inductor current to charge LX voltage up to its designed voltage potential. During this required time, the freewheel switch is unable to perform its designed function.

Recognizing this fact, in [10], a proposed ZCD circuit is implemented using the conventional zero current crossing detection method based on LX crossing ground voltage detection, with a proposed forced operation for freewheel switch to re-direct negative inductor current back to the load. In addition, a positive rising edge SR flip-flop is also proposed and used in the proposed ZCD circuit to avoid false zero current detection due to deadtime control, noise and possible oscillation of LX voltage node. This paper is the extension of [10].

II. OVERALL PWM VOLTAGE MODE TYPE III COMPENSATION BUCK CONVERTER

The overall architecture of the test system can be seen in Fig. 1 (a). The basic buck converter system is designed with PWM control using voltage mode [3] compensation type III [4] as shown in Fig. 1 (b). The error amplifier gain corresponding to the compensation structure in Fig. 1 (b) is:

$$\frac{V_{error}}{V_{OUT}} = - \frac{(1+sR_{C1}C_{C1})(1+sC_{C3}(R_{fbu}+R_{C3}))}{sR_{fbu}(C_{C1}+C_{C2})(1+sR_{C1}(C_{C1}/C_{C2}))(1+sR_{C3}C_{C3})}$$

The gain from error amplifier Verror to output

voltage VOUT can be calculated as:

$$\frac{V_{OUT}}{V_{error}} = \frac{V_{IN}}{V_{SAW}} \frac{R_L(1+sC_oESR)}{s^2L_oC_o(R_L+ESR)+s(L_o+R_LC_oESR)+R_L}$$

The loop gain of the system can be obtained as the multiplication of the two mentioned gain above. According to the current load condition, the circuit can operate mainly in two modes: CCM at heavy load or PFM at light load.




Fig. 1. (a) Overall Voltage Mode Type III Buck Converter Architecture. (b) Compensation Type III structure.

In order to reduce output voltage drop when load current changes from low to high, usually the output voltage level of PFM is designed a little higher than the designed one of PWM. When the load condition is in between heavy load and light load, there is a potential of continuous changing mode between PWM and PFM. This effect causes more ripples to the output voltage due to voltage droop effect when load condition changes. To reduce the number of mode-switching events, a counter is implemented to make decision of changing mode: The counter counts the number of detected zero-current events to make decision of changing mode.

III. ZERO CURRENT DETECTION OPERATION




Fig. 2. Conventional ZCD circuit: (a) ZCD architecture, (b) Timing diagram when the ZCD event occurs

Shown in Fig. 2 is the architecture of the conventional ZCD, which is based on the detection of zero voltage potential of LX node as described in part 1. Because the inductor current is a continuous function, after ZCD event, even when the two power switches are turned off, absolute negative inductor current still presents and will be diminished via the parasitic capacitor paths of the power switches as shown in Fig. 3 (a). In order to reduce the absolute negative current flowing back to the power source, which indicates a power loss, and to suppress EMI due to LX oscillation, a freewheel switch is usually used as in Fig. 3 (b) [2][5][7][8]. The operation of this freewheel switch also can be seen in Fig. 3 (b): After zero inductor current is detected, both two power switches will be turned off, and the freewheel switch is turned on, providing a current path for the negative inductor current to flow back to VOUT. By doing so, the negative inductor current can be reduced; thus, lowering the power loss.

The proposed ZCD circuit will also employ these two important ZCD circuit parts in its design.





Fig. 3. Effect of using freewheel switch to re-direct negative inductor current back to load side: (a) When $V_{LX} < V_{OUT}$, (b) When $V_{LX} > V_{OUT}$, (c) Timing diagram

A. The proposed zero current detection

Shown in Fig. 4 is the overall architecture of the proposed ZCD circuit. The main detection circuit is based on the conventional ZCD, in which zero inductor current crossing point is detected by comparing LX voltage node to ground. In order to avoid false ZCD detection at node LX, a proposed positive rising edge SR flip-flop is added to mask the zero current detection noise and to avoid conflict function with adaptive dead-time control using LX information such as in [12]. Detailed of the proposed structure for the positive rising edge SR flip-flop will be discussed in section 3. 2. Detailed of the ZCD comparator and its preamplifier are also shown in section 3. 3.




Fig. 4. The proposed ZCD circuit tested in PWM voltage mode buck converter with on-chip compensation type III.




Fig. 5. Waveform of the ZCD control signals at light load in two DCM/PFM periods.

In order to enhance the time-response of the freewheel switch to operate correctly, i.e. to conduct and re-direct negative inductor current back to the load side, a proposed pre-charged switch SPC will be used to pre-charge for node LX to rise faster after the zero inductor current event is detected. The gate control for this switch SPC is also shown in Fig. 4.

Shown in Fig. 5 is the waveform of the ZCD control signals generated from the proposed circuit in Fig. 4. According to the ZCD control scheme, a noisy ZCD detection signal will be masked until the beginning of the next switching period, using a proposed positive rising edge SR flip-flop. The high side switch conduction period is decided by the PFM duty detection. Then the low side switch conducts until the ZCD signal is triggered. Pre-charged switch SPC will work for a short time period to pre-charge LX voltage node to increase from ground voltage potential to VOUT level; then, free-wheel switch SF will conduct to re-direct negative inductor current flowing to the supply power side back to the load side. Hence, the absolute negative inductor current can be diminished.

B. The proposed SR flip-flop used in the proposed ZCD and the SR latch for the PWM and PFM control

The simple structure of SR latch for PWM and PFM detection and the proposed positive rising edge SRFF for the proposed ZCD circuit are shown in Fig. 6 (a) and (b) respectively. Because the period of PFM can be long in order to save energy, positive feedback loops M1-IV1 and M2-IV2[9] are necessary to compensate for the discharged charge


loss at latch phase of the positive rising edge flip-flop. The reference transistor size is given in TABLE 1. To diminish transistor mismatch during manufacturing, an SR flip-flop with a larger scaling size according to this table is still able to work, with expected slower speed due to larger parasitic capacitors.

TABLE I. Transistor parameters of the proposed positive rising edge SR flip-flop


| Transistor name | Transistor size W/L[um/um] |
|--------------------|----------------------------|
| P1 | 1.2/0.5 |
| P2, P3 | 2.4/0.5 |
| M1, M2 | 0.6/1.0 |
| N1~N8 | 1.2/0.6 |
| IV1 PMOS, IV2 PMOS | 1.2/0.5 |
| IV1 NMOS, IV2 NMOS | 0.6/0.6 |

TABLE II. Timing characteristics of the proposed positive rising edge SR flip-flop and the conventional SR latch


| | | Q _{prev} | Hold |
|---------------------------|----|-------------------|-------------|
| Positive Rising Edge SRFF | 00 | 0 | Reset |
| | 0↑ | 1 | Set |
| | ↑0 | - | Not allowed |
| | ↑↑ | - | Not allowed |
| Conventional SR Latch | 00 | Q _{prev} | Hold |
| | 01 | 0 | Reset |
| | 10 | 1 | Set |
| | 11 | - | Not allowed |




(a) Conventional SR latch




(b) Proposed Positive Rising Edge SR flip-flop



(c) Proposed Positive Rising Edge SR flip-flop: SR = 00



(d) Proposed Positive Rising Edge SR flip-flop: SR = 0↑



(e) Proposed Positive Rising Edge SR flip-flop: SR = ↑0

Fig. 6. (a) Conventional SR latch used in PWM control, and (b)~(e) Proposed Positive Rising Edge SR flip-flop used in ZCD circuit.

The operation of the proposed SRFF is illustrated in Fig. 6 (c) ~ (e), and the timing characteristics of the proposed positive rising edge SRFF and SR latch are summarized in TABLE 2.

C. The ZCD comparator with pre-amplifier




Fig. 7. ZCD comparator with pre-amplifier: (a) Wide-swing bias circuit; (b) pre-amplifier; (c) comparator.

Fig. 7 shows the schematic of the ZCD comparator with a simple preamplifier structure. Fig. 7 (a) is the bias voltage circuit used for the ZCD comparator and the pre-amplifier. The bias circuit uses the wide-swing constant transconductance bias circuit structure [1] for the converter to be able to work in a wide range of input voltage supply. This bias circuit is also used for bias voltage supply for the other circuit block of the converter such as the error amplifier, and other comparator. Fig. 7 (b) shows a simple preamplifier which is usually used in high-speed ADC/DAC comparator. The gain of this preamplifier is:

$$A_v = \frac{g_{m1}}{g_{m3}} \tag{2}$$

Finally, Fig. 7 (c) shows the main structure of the comparator. For manufacturing consideration, one may consider to implement offset voltage cancellation to reduce offset variation of the comparator comes from transistor mismatch.

IV. SIMULATION RESULTS

A. The proposed zero current detection

The proposed ZCD circuit is simulated for a PWM voltage mode buck circuit, with input voltage from 2.2V to 5.5V, to get output voltage from 1V up to 90% of input voltage, using a 0.18μm CMOS process. The PWM switching frequency is 2MHz, using converter switches with ON resistance RON of 300mΩ, inductor filter with inductance value of 1.1μH and capacitor filter with capacitive value of 10μF and equivalent series resistance of 20mΩ, for load current below 300mA. For design under higher load current condition, reducing ON resistance of the switches, decreasing switching frequency and increasing filter inductance are necessary to get the conversion efficiency of higher than 90% (typical acceptable conversion efficiency of DC-DC converter). For the comparison purpose between the proposed ZCD's performance and the conventional ZCD's performance, forced DCM operation at 2MHz switching frequency is simulated to get the

simulation results as shown in Fig. 8 and Fig. 9. In addition, the normal operation of the converter using both PFM and PWM is also simulated to obtain the simulation results in Fig. 10 and Fig. 11, with input voltage of 3.3V and output voltage of 1.8V.




Fig. 8. Simulated DCM LX voltage node in a period for the PWM switching frequency of 2MHz.




Fig. 9. Simulated DCM inductor current curve in a period for the PWM switching frequency of 2MHz.

Fig. 8 and Fig. 9 show comparisons between the proposed ZCD and the conventional ZCD under the same test condition: The conventional ZCD is implemented using the same detection circuit including comparator type, flip-flops and latches type, and buffer type, except the part related to the pre-charging switch SPC compared to the proposed ZCD. The solid line and the dot line shown in Fig. 8 are the LX voltage waveform using the proposed ZCD and the normal ZCD, respectively. At the zero current crossing point detected, using the proposed ZCD with the pre-charged switch SPC, rising time of LX node is faster compared to that from the normal ZCD without the pre-charge switch SPC. Shown in Fig. 9 are: (1) the inductor current in dot red waveform; (2) the summation of the inductor current and freewheel switch current for the proposed ZCD in solid blue line; and (3) the one for the conventional ZCD in dashed green line. With the help of the pre-charge switch SPC as in

the proposed ZCD, the LX voltage node rises faster. Therefore, the freewheel switch can operate faster, and the corresponding total current of inductor current and freewheel switch current from the proposed ZCD is much smaller: The maximum absolute negative inductor current reduces from 18mA to 8mA. Furthermore, peaking inductor current at the ZCD detected can be brought down by reducing size of the pre-charged switch SPC, with the price of increasing the maximum absolute negative inductor.

Shown in Fig. 10 is the simulation result of maximum absolute negative inductor current under different load conditions from 20mA to 120mA, when the system works in PFM mode, using the proposed ZCD. The simulation shows that the maximum absolute negative inductor current value is quite stable when the load current varies.

Finally, shown in Fig. 11 is the simulated conversion efficiency of the proposed ZCD compared to that of the conventional ZCD: The simulation result indicates an overall improvement of efficiency in PFM, and almost the same efficiency in CCM. Maximum efficiency improvement is 6.9% at 40mA load current. There is an abnormal high efficiency point from the conventional ZCD due to low PFM switching frequency required for very light load of 20mA. Contradictorily, not much efficiency improvement coming from the proposed ZCD compared to the conventional one at this current load point is due to additional power consumption for the additional components (the pre-charged switch SPC and the pre-charged switch's driver). For this reason, there is no benefit of obtaining lower than 8mA of maximum absolute negative inductor current because the efficiency will be worse. Table 3 shows the performance summary of the proposed ZCD as compared to the previous report. The simple proposed ZCD shows better conversion efficiency, despite the absolute reversed current is implemented as lower.




Fig. 10. Simulated maximum absolute of the negative inductor current by the proposed ZCD when load current varying.




Fig. 11. Simulated efficiency of the converter using the proposed ZCD: PFM is detected under load condition below 120mA; PWM with switching frequency of 2MHz is detected under load condition above 200mA.

TABLE III. Performance summary

| | [8] | [10] This work |
|--|-------------|----------------|
| Year | 2012 | 2014 |
| Technology | 0.18um CMOS | |
| Absolute Reversed Current | 8.1 mA | 8.6 mA |
| Efficiency for load current from 20mA to 120mA | max 92.87% | max 93.2% |
| | min 85% | min 89.7% |

B. The overall buck converter operation




Fig. 12. Simulated loop gain of the buck converter.

In addition to the typical operation specified in section 4.1, the buck converter is designed to be able to work well for a wide range of DC input voltage, a wide range of output load current, and a wide range of switching frequency. The compensation components for error amplifier (Fig. 1 (b)) is designed according to the guideline in [4] The corresponding simulated loop gain is shown in Fig. 12. According to the simulation results, for $V_{IN} = 3.3V$ and $V_{OUT} = 1.8V$, phase margin is 67.3o and 64.7o, corresponding to the load current of 800mA and 300mA.




Fig. 13. Load line regulation of the buck converter: (a) For switching frequency of 3MHz, (b) For switching frequency of 1.2MHz, (c) For switching frequency of 800kHz

For the PWM operation, load line regulation is implemented for V_{IN} changing from 2.2V to 3.3V, and load current change from 300mA to 800mA as shown in Fig. 13 (a) ~ (c). Considering about DC operation, lower frequency gives more correct regulation for this implementation. For the load line changes, higher frequency gives lower voltage droop, which is preferred in converter. In addition, high switching frequency gives smaller inductor current ripple for the same operation condition.




Fig. 14. Ideal implementation of PWM, PFM mode change.




Fig. 15. Counter implementation of PWM, PFM mode change.

The operation of PWM and PFM changing mode was implemented as described in section 2. According to this implementation, V_{OUT} at PFM mode is raised up about 60mV compared to the target of PWM, so that the output voltage drops when mode changes from PFM back to the normal condition PWM is negligible. Shown in Fig. 14 is the ideal mode change according to this implementation, in which “ideal” means mode when current changes to defined value, mode also changes immediately.

However, also described in section 2, at the margin condition of changing mode, the converter will continuous switching from PWM mode to PFM mode and vice versa, resulting a large irrelevant output voltage ripple. In order to ease this effect, a counter is implemented to set up a prerequisite time to determine if the converter should change its mode or not. Shown in Fig. 15 is the simulation results for the mode change with the counter implementation, with the PWM switching frequency of 2.4MHz, 1.2MHz, and 900kHz. According to the simulation result, although the PWM switching frequencies are different in three cases, when mode changes to PFM, the steady-state operation for the same load condition has the same PFM switching frequency in all three cases, with the same output voltage ripple. However, with the counter operation,

lower PWM switching frequency change mode slower compared to higher PWM switching frequency, resulting higher output voltage droop which is undesired in common converter operation.

For the soft-start implementation, the buck converter uses the same concept of fast soft-start as described in [11]. Shown in Fig. 16 is the simulation result of this implementation.




Fig. 16. Implementation of fast soft-start.

V. CONCLUSIONS

A zero current detector with forced freewheel switching operation by pre-charging LX node was proposed and simulated for a voltage mode compensation type III buck converter, using a 0.18μm CMOS process. According to the simulation result, the proposed ZCD scheme does not affect the stability of the PWM compensation at heavy load in CCM, and shows an absolute overall power conversion efficiency improvement in PFM, with a maximum efficiency improvement of 6.9% at 40mA. The overall efficiency is higher than 90% for load current from 40mA to 300mA, and 89.7% for load current of 20mA. The buck converter uses PWM switching frequency of 2MHz, with 1.1μH filter inductor, 10μF filter capacitor, and two power switches each with ON resistance of 300mΩ. For design with heavier load current (above 300mA), lower switching frequency with higher filter inductor’s value, and lower ON resistance of the power switches should be considered to get higher efficiency.

In addition to the designed ZCD testing purposed, the buck converter used in this paper is also stable and is able to work under a wide range of V_{IN} from 2.2V to 3.3V, a wide range of load current below 800mA, and a wide range of switching frequency from 3MHz to 800kHz.

ACKNOWLEDGMENT

This work was supported in part by the Ministry of Education, Science Technology, and in part by the National Research Foundation of Korea through the Human Resource Training Project for Regional Innovation.

REFERENCES

[1] D. A. Johns and K. Martin. Analog Integrated Circuit Design. John Wiley & Sons, 1997.

[2] S. H. Jung; N. S. Jung; J. T. Hwang; G. H. Cho, "An integrated CMOS DC-DC converter for battery-operated systems," Power Electronics Specialists Conference, 1999. PESC 99, 30th Annual IEEE , vol.1, no., pp.43,47 vol.1, Aug 1999.

[3] R.W. Erickson, and D. Maksimovic. Fundamentals of Power Electronics. Springer, 2001.

[4] A. M. Rahimi, P. Parto, and P. Asadi. "Compensator Design Procedure for Buck Converter with Voltage-Mode Error-Amplifier." International Rectifier Application Note AN-1162. [Online]. Available: www.irf.com/technical-info/appnotes/an-1162.pdf.

[5] D. Ma; W. H. Ki; C. Y. Tsui, "A pseudo-CCM/DCM SIMO switching converter with freewheel switching," Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International , vol.2, no., pp.316,525, 7-7 Feb. 2002.

[6] Naik, Jatan. "Performing Accurate PFM Mode Efficiency Measurements." TI literature No. SLVA236. [Online]. Available: <http://www.ti.com/lit/an/slva236/slva236.pdf>.

[7] C. L. Chen; W. J. Lai; T.-H. Liu; K. H. Chen, "Zero current detection technique for fast transient response in buck DC-DC converters," Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on , vol., no., pp.2214,2217, 18-21 May 2008.

[8] Y. Gao; S. Wang; H. Li; L. Chen; S. Fan; L. Geng, "A novel zero-current-detector for DCM operation in synchronous converter," Industrial Electronics (ISIE), 2012 IEEE International Symposium on , vol., no., pp.99,104, 28-31 May 2012.

[9] Phillips, Larry B. "Static/dynamic flip-flop." U.S. Patent No. 5,576,651. 19 Nov. 1996.

[10] Ngan K. Hoang; Young-Jin Woo; Sang-Gug Lee, "A Zero Current Detector with Low Negative Inductor Current Using Forced Freewheel Switch Operation in Synchronous DC-DC Converter," Communications and Electronics, 2014. ICCE '14. Fifth International Conference on , vol., no., pp.318-322, 30 Jul. - 1 Aug. 2014.

[11] Ngan K. Hoang; Young-Jin Woo; Sang-Gug Lee, "A Digital Fast Soft-Start Control Method in DC-DC Converter for Smart Sensor Applications," Communications and Electronics, 2014. ICCE '14. Fifth International Conference on , vol., no., pp.659-661, 30 Jul. - 1 Aug. 2014.

[12] Mappus, Steve. "Predictive gate drive boosts synchronous DC/DC power converter efficiency." App. Rep. Texas Instruments SLUA281 (2003).



Ngan K. Hoang received the B.S. and M.S. degrees in 2012 and 2014, respectively from KAIST, Daejeon, Korea. From 2012 to 2014, she joined Silicon Works Co. Ltd. as an internship. She is currently with Silicon Mitus Inc. Her working field is power management IC.



Young-Jin Woo (S'01-M'08) was born in Korea in 1977. He received the B.S., M.S. and Ph.D. degrees in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1998, 2000 and 2007, respectively.

From 2007 to 2010, he was with the Department of Electrical Engineering, KAIST, where he participated in developing SIMO DC-DC converters and designed Bias Power ICs for display applications. In 2011, he joined Silicon Works, where he is currently leading a Power IC development team. His research interests are in the fields of power electronics and analog integrated circuit design. He has worked on vacuum transistors, analog-digital mixed-mode regulators, class-E inverters and smart power ICs.

Dr. Woo received a graduate scholarship from the Korea Foundation for Advanced Studies (KFAS). He was a co-recipient of the Prime Minister's Award in the 11th Korea Integrated Circuit Design Exhibition from the Korean Government. He was a co-recipient of a Silver Medal in the 15th, a Bronze Medal in the 16th and a Silver Medal in the 17th Human Tech Thesis Prize hosted by Samsung Electronics. He has served as a TPC member of the Analog Subcommittee on ISSCC.



Sang-Gug Lee was born in Gyungnam, Korea in 1958. He received the B.S. degree in electronic engineering from Gyungbook National University, Daegu, Korea, in 1981, and the M.S. and Ph.D. degrees in electrical engineering from University of Florida, Gainesville, Florida, in 1989 and 1992, respectively. In 1992, he

joined Harris Semiconductor, Melbourne, Florida, USA, where he was engaged in silicon-based RF IC designs. From 1995 to 1998, he was with Handong Global University, Pohang, Korea, as an assistant professor in the school of computer and electronic engineering. From 1998 to 2009, he was

with Information and Communications University, Daejeon, Korea as a assistant, associate, and professor in the school of engineering. Since March 2009, he is with KAIST, Daejeon, Korea, as a professor in the department of electrical engineering. His research interest is the silicon technology-based (especially in CMOS) radio transceiver designs, lately focusing on ultra-low power and extreme high frequencies (that is, Tera Hertz) implementations. In the past few years, his research interests also include other analog integrated circuit designs such as display semiconductors, power management ICs, and automotive ICs.

From 2005 to 2009, he served as a technical committee member of IEEE ISSCC in the wireless communication technology committee. From 2005 to 2010, he served as a research director of Auto-ID Lab Korea. In 2007, his laboratory was selected as a National Research Laboratory. Since 2012, he is serving as a director of Future Promising Fusion Technology Pioneer Center, leading a research group in the area of silicon technology based THz IC design.