

# CONTENTS

IDEC Journal of Integrated Circuits And Systems  
Volume 3 · Number 4 · October 2017



*jicas.idec.or.kr* **JICAS**

---

## **A DLL-based reference-less CDR with ISI Jitter Reduction Scheme for clock-embedded signaling in 65nm process**

Chongsoo Jung, Dongil Lee, Daewoong Lee, and Lee-Sup Kim

—  
**P. 01**

---

## **A 32GHz Transformer Based Differential SPST CMOS Switch**

Seungchan Lee and Songcheol Hong

—  
**P. 08**

---

## **A Wide-Range Duty-Independent All-Digital Quadrature-Phase Clock Generator**

Eunhee Kim, Hyunsoo Chae, Dongsuk Shin, Minyoung Song and Chulwoo Kim

—  
**P. 14**

---

## **CMOS 65nm Active 2-port Inductor using tunable feedback resistance**

Jageon Koo and Yongchae Jeong

—  
**P. 23**

---

## **Design of Dual Mode DC-DC Buck Converter Using Segmented Output Stage**

Bo-Kyeong Kim, Young-Ho Shin, Jin-Won Kim, and Ho-Yong Choi

—  
**P. 29**

## **A Linear CMOS Power Amplifier with Inter-stage Transformer**

Changhyun Lee and Changkun Park

—  
**P. 35**

---

## **Design of 128-bit AES Block Cipher Core**

Jung Hwan Oh, Sang Muk Lee, Young Hyun Yoon, and Seung-Eun Lee

—  
**P. 41**

---

## **DC Parametric Measurement Unit using Differential Difference Amplifier with a Full Operation Range**

Kyung-Chan An, Chang-Bum Park and Shin-II Lim

—  
**P. 47**

---

## **The ROIC design for distance image measurement**

Jae-Eun Lee, Eun-Gyu Lee, Jeong-Taek Lim, Han-Woong Choi, Kyeong-Hyeok Lee and Choul-Young Kim

—  
**P. 53**