

A 10-Gb/s programmable and flexible transceiver with a FPGA

Han-ho Choi, Youn-ho Jeon, and Hyeon-min Bae

Department of Electrical Engineering,
Korea Advanced Institute of Science and Technology (KAIST)
E-mail : zegalho@kaist.ac.kr

Abstract – Digital design automation software tools have been very successful in achieving performance gains over the past 50 years as system IC density continues to increase. As the design of these mixed signal systems increases, the simulation time for verifying new algorithms becomes a significant part of overall system development time. However, it cannot be accurately verified using existing verification tools. In this thesis, we propose a programmable and flexible 10Gb/s transceiver that is a structure in which all the analog blocks that can be reused are implemented in the IC and the digital blocks that have always been a problem due to the difficulty of verification are implemented in the FPGA as a verification tool of mixed signal systems.

I. INTRODUCTION

Most modern high-speed serial links are designed with analog blocks and synthesized digital blocks. In other words, mixed-signal system design is dominant. The main reason for the mixed system design is that the digital control block is designed and synthesized using VHDL language, which makes it much easier to design a complex digital system than to design it using full-custom. Based on these advantages, various digital functions are integrated in the IC to control the entire system. Examples of synthesized digital blocks include digital loop filters, controllers, and calibrators.

However, as the design of mixed-signal systems are caused by the system level functionality offered by synthesized digital blocks.

Most of operational issues of mixed signal systems are caused by the system level functionality offered by synthesized digital blocks. If there is a problem in the system level functionality of synthesized digital blocks caused by the lack of verification, the entire system often behaves erroneously. On the other hand, analog blocks can only be reused without major problems by adjusting only small tweaks of existing blocks most of the time.

These problems are caused by the limitation of the method of verifying mixed-signal systems. Currently, there is no system-level simulation methods that can accurately and quickly verify mixed-signal systems. The actual operation of the chip is done in seconds, because we can only test micro seconds using existing simulation tools.

Therefore, most of them are verified using only matlab or verilog level simulation, so the BER can only be confirmed at the level of $1e^{-6}$, which is an uncertain verification method. For these reasons, there are problems with various functionality issues in the operation of the actual chip.

To solve these problems, the proposed solution is a design of a programmable and flexible transceiver. The mixed signal system consists of a few analog blocks and synthesized complex digital blocks.

II. EXPERIMENTS

A. System Architecture

The overall structure and operation of a circuit design is shown in Fig. 1. Basically, the circuit design is implemented in the analog blocks required for the High speed serial link, that is, the basic TRX for the transmission and reception of 10Gb/s data. In the FPGA, there are synthesized digital blocks, which can control basic analog TRX blocks using the data coming from the chip.




Fig. 1. Example of a chip-FPGA communication

a. Corresponding author; hmbae@kaist.ac.kr

As a result, the high speed serial transmission is executed through the connection of the chip and the FPGA. A 10Gb/s data is sampling, retiming, demuxing in the chip and enters the FPGA.

The FPGA sends out a signal to control the internal blocks of the chip using the received data. Then, the data is sent back to the TX of a chip from a FPGA, and the TX of a chip is muxing them to transmit serial data to 10Gb/s. As a result, the high speed serial transmission is executed through the connection of the chip and the FPGA.

B. Transceiver Architecture

The proposed transceiver as shown in Fig. 2 is configured through a connection between the proposed IC(LEGO chip) and the FPGA. The proposed IC implements basic analog blocks for operation as a 10Gb/s transceiver. Each block of the proposed IC transmits necessary information to the FPGA to implement various digital functions.

In addition, the proposed IC can be a stand-alone 10Gb/s transceiver. The proposed IC has receiver, transmitter, clock generator and digital blocks needed to form a closed loop within the IC, enabling it to operate as a stand-alone 10Gb/s transceiver.

In the FPGA, any digital functions can be implemented based on the information provided by the proposed IC.

As the result, as shown in Fig. 4, the receiver transmits various information generated by analog blocks such as de-multiplexed data and edge, divided data for SRCG, and the system clock for the operation of digital functions in the FPGA, which is processed by the FPGA and used to implement various digital functions.




Fig. 3. The Architecture of the receiver.




Fig. 2. Top Architecture of the transceiver.

C. Receiver Architecture

The receiver consists of analog blocks for generation information to send to the FPGA. Fig. 3 shows the block diagram of a 10Gb/s RX, which consists of a continuous-time linear equalizer(CTLE), a limiting amplifier(LA), CML divider and CMOS divider for SRCG, CMOS quadrature samplers with a one-tap loop-unrolled decision feedback equalizer(DFE), a retime, a 4:64 de-multiplexer(DEMUX), a synthesized CDR logic block for making a closed loop within the IC, and a phase-rotator-based multiphase clock generator(CML divider, Harmonic Rejection Poly Phase filter, Phase rotator, Phase interpolator(PI)).

The CTLE and LA recover the data damaged by channel loss. CMOS quadrature samplers with a one-tap loop-unrolled decision feedback equalizer sample 10Gb/s data. The DEMUX and re-timer convert 10Gb/s serial data into 156.25MHz parallel data to meet the maximum operating speed in the FPGA. The phase rotator adjusts the phase of multiphase clocks and samples the data.




Fig. 4. The Overview of the communication between the receiver and the FPGA.




Fig. 5. The synthesized digital block in the receiver.

As shown in Fig. 5, simple digital blocks(CDR logics block) are synthesized in the receiver to form a closed loop in the IC and to operate as a stand-alone 10Gbps transceiver. A CDR logic and accumulator based on a Nyquist rate BBPD are used for phase lock and A FIFO transmits the parallel data to the transmitter in the IC.

D. Transmitter Architecture

The transmitter transmits 10Gb/s data by serializing 64 parallel data processed at the FPGA. Fig. 6 is the block diagram of the 10Gb/s TX. The TX consists of a 64:4 MUX implemented in static CMOS logic gates followed by a tap generator, and parallel 4:1 MUXs.




Fig. 6. The Architecture of the transmitter.

The FIFO in the FPGA receives 64 parallel data from the receiver and transfers it to the transmitter. TX eliminates the pre-cursor ISI of data through pre-emphasis and serializes it to transmit the 10Gb/s data. That is, it acts as a transceiver through the receiver-FPGA-transmitter.




Fig. 7. The overview of the communication between the transmitter and the FPGA.

E. FIFO Architecture




Fig. 8. The Architecture of the FIFO.

Fig. 8 is the block diagram of the FIFO. Any digital functions can be implemented in the FPGA. Each function is implemented by receiving the necessary information from the IC to implement it. For example, FPGA has digital blocks that control internal analog blocks in the IC, such as a phase rotator controller, Digital loop filter to control VCO, and Jitter-suppression loop for SRCG. Alternatively, digital

functions for testing the performance of IC, like PRBS Generator/Checker, PRBS-based random generator can be implemented in the FPGA.

Basically, each digital function in the FPGA should serve to transmit control signals to the IC after they are processed data from the IC.

F. Examples of the digital functions in the FPGA




Fig. 9. Implementation of the phase rotator controller.

Fig. 9 shows the implementation of the phase rotator controller. The controller of phase rotators in the IC is implemented in the FPGA. The implementation process is as follows.

The de-multiplexed data and edge samples enter the phase rotator controller of the FPGA from the receiver of the proposed IC. They are provided to the CDR logic in the controller of the FPGA to accomplish single-edge-sensitive bang-bang phase detection. Then, control signals are generated by controlling the phase of phase rotators in the digital domain through accumulation and truncation. Consequently, control signals are transmitted from the FPGA to the IC to control phase rotators. That is, the loop bandwidth of the receiver and transceiver can be adjusted in the digital domain through the phase rotator controller in the FPGA.




Fig. 10. Implementation of the digital loop filter in the Clock Generator.

Fig. 10 shows the implementation of the digital loop filter (DLF) for adjusting the frequency of the VCO. The CG DLF is composed of digital low-pass filter with adder, accumulator and dithering algorithm. The implementation process is as follows.

The frequency difference between the reference clock and the VCO clock is entered into the DLF in the FPGA through BBPFD in the clock generator of the IC. The accumulator in the DLF continues to accumulate frequency errors, of which 6 MSBs are used to coarse tuning the VCO frequency. Fine

tuning signals are composed of binary and thermometer codes to reduce the silicon area while minimizing the switching glitch.

Control bits in the DLF, which cannot be changed through a simulation, can be changed freely in the DLF implemented by the FPGA. Therefore, it is possible to check in real time how the frequency of VCO is adjusted accordingly.




Fig. 11. Implementation of the Jitter tolerance self-test.

Fig. 11 shows the implementation of jitter tolerance (JTOL) self-test. JTOL self-test is possible by implementing PRBS Generator, checker, and PRBS-based random generator in the FPGA. The implementation process is as follows.

The transmitter in the IC sends jitter-free 10Gb/s data to the receiver in the IC through the PRBS Generator in the FPGA. A PRBS-based random generator in the FPGA injects jitter into the phase in the receiver of the IC. The phase rotator in the receiver tries to filter out the injected accumulation jitter and align the output clock signal with the jitter-free transceiver output data. Then, The output clock of the RX phase rotator samples the data and sends it to the PRBS Checker in the FPGA to verify BER. Consequently, we can measure JTOL of the IC by adjusting the amount of jitter injected from the PRBS -based random generator in the FPGA.

It is possible to verify the performance of the IC accurately and quickly by implementing the JTOL self-test in the FPGA that can hardly be verified in the simulation due to take too long.

G. FPGA Interface

The maximum speed that can be operated within the FPGA must also be considered to implement various digital functions in the FPGA. In order to determine the maximum clock speed of the digital function to be implemented in the FPGA, a simulation tool of the FPGA, STRATIX V was used for testing.

The maximum operating speed of the FPGA was 177.4MHz as a result of checking with the phase rotator controller which has the longest cycle among control schemes used in our lab. Fig 20 is the result of the test.

Based on result shown in Fig. 12, the speed of the system clock(156.26MHz) to be sent to the FPGA inside the IC and the speed of the de-multiplexed data (10G/64, 156.25MHz) were determined to ensure accurate design.

Flow Summary		Slow 850mV 85C Model Fmax Summary	
Flow Status	Successful - Thu Jun 25 14:55:04 2015	Fmax	Restricted Fmax
Quartus II 64-Bit Version	13.1.0 Build 162.10/23/2013 53 Full Version	1	177.4 MHz
Revision Name	PRCON_Aria		
Top-level Entity Name	glacier_prcon_f02		
Family	Stratix V		
Device	5SGDMA3K3F40C3		
Timing Models	Final		
Logic utilization (in ALMs)	1,193 / 128,300 (< 1 %)		
Total registers	1316		
Total pins	283 / 864 (33 %)		

Fig. 12. The result of the test for determining the maximum operating speed in digital functions.

III. RESULTS AND DISCUSSION

A. Simulation setup

The proposed transceiver operates by communicating with the IC and the FPGA. Fig. 13 is a simulation setup to verify exact communication between the IC and the FPGA through the LVDS interface.




Fig. 13. Simulation setup.

The first step is to verify that the information is sent to the FPGA through the LVDS transmitter of the IC, and that the information is forwarded to the synthesized digital block exactly through the LVDS receiver of the FPGA.

The second step is to verify that control signals generated by the synthesized digital block are forwarded to the IC through the LVDS transmitter of the FPGA, and that control signals accurately control the target block in the IC through the LVDS receiver.

As a result, simulations were performed to verify that various digital functions implemented between the FPGA and IC were correctly operated through the LVDS interface.

B. System verification




Fig. 14. The simulation for phase lock.

Fig. 14 shows the result of a simple simulation to verify the proposed system. I implemented the phase rotator controller in the FPGA and confirmed that the phase lock of the proposed transceiver is correct.

In order to meet the actual operating environment, the setup is as follows. De-multiplexed data/edge samples in the IC are transmitted to the FGPA through the LVDS transmitter, and then, the LVDS receiver of the FPGA receives these data/edge samples and controls the phase rotator through the phase rotator controller.




Fig. 15. (a) 1st order loop coefficient. (b) 2nd order coefficient.

Fig. 15 shows the result of the phase lock simulation. It can be seen that a coefficient of the 1st order loop converges to a specific value by phase lock between the FPGA and the IC as shown in the Fig. 15 (a).

In addition, even if there is a frequency offset, the frequency offset is removed by the 2nd order loop as shown in the Fig. 15 (b), so phase lock can be confirmed.




Fig. 16. The simulation for verifying operation of the proposed transceiver.

Fig. 16 shows another result of a simple simulation to verify the proposed system. This is a simulation process to verify that the proposed transceiver with the combined IC and FPGA operates correctly.

It is simulated to verify that the 10Gb/s NRZ data coming into the IC is transmitted correctly through the receiver of the IC, the FIFO of the FPGA, and the transmitter of the IC.




Fig. 17. The output eye diagram of the TX output.

Fig. 17 is the eye diagram measured by the simulation. It was simulated at TT, 27 degrees, 1V corner. The eye diagram shows that the voltage swing is 678mV and the deterministic jitter is 2.1ps, which means that that the data is transmitted accurately with very little noise through the proposed transceiver.




Fig. 18. The output eye diagram of the TX output.

Fig. 18 is the layout of the proposed transceiver. It was designed with a 65nm process and used a 1V supply voltage.

The proposed transceiver includes one TRX lane targeting 10Gb/s data rate. As shown in the Fig. 18, a total of 336 LVDS I/Os were placed in two rows on the edge of the IC to communicate with the FPGA.

TABLE I. Power consumption of the full chip.

Technology		65nm CMOS
Supply voltage		1V
Data rate		10Gb/s
Power consumption (Receiver)	AFE(Linear EQ + LA)	48.91mW
	Datapath(Sampler + DFE + DEMUX)	12.78mW
	Clockpath(CML div + PR + 9PI)	9.94mW
Power consumption (Transmitter)	64:4 MUX	1.49mW
	Current summer(FFE)	19.63mW
	Out-driver (50ohm driver)	14.1mW
Power consumption (Clock Generator)	VCO	9.7mW
	VCO buffer	7.8mW
Total power		124.35mW




Fig. 19. Test board of the proposed transceiver.

Fig. 19 shows an environment of testing our chip-FPGA connection. We used a SPI protocol for measurement of the chip.

Fig. 20 shows its measured eye diagram at LA output using SPI control. We confirmed that the eye diagram at LA output changes as controlled.




Fig. 20. Eye diagram of LA output, at 2Gb/s, 5Gb/s, 10Gb/s using a SPI




Fig. 21. Phase locked VCO clock using DLF in the FPGA.

Fig. 21 shows phase locked VCO clock using digital loop filter in the FPGA. We confirmed that stable VCO clock is generated through accurate communication between FPGA and chip.

IV. CONCLUSIONS

Using the proposed transceiver, various functions can be implemented by choosing analog blocks in the IC and digital functions in the FPGA and many functions that cannot be verified at the simulation level can be verified in real time, such as Jitter tolerance self-test, Jitter peaking check, Frequency synthesizer, CDR, real-time calibration scheme.

The power consumption of the total chip is 124.35mW at 10Gbps input data and the recovered clock jitter is $2.1ps_{rms}$ and the total active area is $4mm^2$.

ACKNOWLEDGMENT

This work is supported by IDEC.

REFERENCES

[1] Hyosup Won; Taehun Yoon; Jinho Han; Joon-Yeong Lee; Jong-Hyeok Yoon; Taeho Kim; Jeong-Sup Lee; Sangeun Lee; Kwangseok Han; Jinhee Lee; Jinho Park; and Hyeon-Min Bae, "A 0.87 W Transceiver IC for 100 Gigabit Ethernet in 40 nm CMOS," in *Solid-State*

Circuits, IEEE Journal of, vol.50, no.2, pp.399-413, Feb. 2015.

[2] Yunju Choi; Yoontaek Lee; Seung-Heon Baek; Sung-Joon Lee; and Jaeha Kim, "A field-programmable mixed-signal IC with time-domain configurable analog blocks," in *VLSI Circuits (VLSI-Circuits), IEEE Symposium on* pp. 1-2, Sep.2016.

[3] Craig R. Schlottmann; Csaba Petre; and Paul E. Haslerk, "A High-level Simulink-Based Tool for FPAA Configuration," in *IEEE Transactions on Very Large Scale Integration (VLSI) System of*, vol.20, pp. 10-18, Jan.2012.

[4] C. Steiger; H.Walder; and M. Platzner, "Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks," in *IEEE Transactions on Computers of*, vol.53, no.11, pp. 1393-1407, Sep.2004.

[5] B. Razavi, "Challenges in the design high-speed clock and data recovery circuits," in *IEEE Communications Magazine of*, vol.40, no. 8, pp. 94–101, Aug.2002.

[6] Jinho Han; Jaehyeok Yang; and Hyeon-Min Bae, "Analysis of a frequency acquisition technique with a stochastic reference clock generator," in *IEEE Transactions on Circuits and Systems II: Express Briefs of*, vol. 59, no. 6, pp. 336–340, Jun. 2012.

[7] V. Stojanovic; and M. Horowitz, "Modeling and analysis of high-speed links," in *Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003 of*, pp.589–594, Dec, 2003.

[8] Che-fu Liang; Sy-chyuan Hwu; and Shen-ian Liu, "A 10 Gbps burst-mode CDR circuit in 0.18 m CMOS," in *Custom Integrated Circuits Conference of, 2006. CICC '06. IEEE of*, pp. 599–602, Feb 2007.

[9] John F. Bulzacchelli; Mounir Meghelli; Sergey V. Rylov; Woogeun Rhee; Alexander V. Rylyakov; Benjamin D. Parker; Michael P. Beakes; Aichin Chung; Troy J. Beukema; Petar K. Pepeljugoski; Lei Shan; Young H. Kwark; Sudhir Gowda; and Daniel J. Friedman, "A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90 nm CMOS technology," in *Solid-State Circuits, IEEE Journal of*, vol. 41, no.12, pp. 2885–2900, Dec. 2006.

[10] T.S. Hall; C.M. Twigg; and J.D.Gray, "Large-scale field-programmable analog arrays for analog signal processing," in *IEEE Transactions on Circuits and Systems I: Regular Papers of* vol. 52 of, no.11, pp.2298-2307, Nov, 2005.

[11] M. Abramovici; and C.E. Stroud, "BIST-based test and diagnosis of FPGA logic blocks," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems of*, vol. 9, no. 1, pp.159-172, Feb.2001.



Han-ho Choi received the B.S. and M.S. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Dae-jeon, Korea, in 2015 and 2017, respectively. He is currently working toward the Ph.D. degree at KAIST.

His research interests include PLL, CDR, high-speed serial links for optical fibers and high-speed memory interface.



Youn-ho Jeon received the B.S. degree in electrical engineering from Pusan National University, Pusan, Korea, in 2015 and M.S. degree in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Dae-jeon, Korea, in 2017, respectively. His research interests include PLL, CDR, high-speed serial links for optical

fibers and high-speed memory interface.



Hyeon-min Bae received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 1998 and the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Illinois at Urbana-Champaign, Champaign, IL, USA, in 2001 and 2004, respectively.

From 1995 to 1996, he served his military duty in Dokdo in the East sea. From 2001 to 2007, he led the analog and mixed-signal design aspects of OC-192 MLSE based EDC ICs at Intersymbol Communications, Inc, Champaign, IL, USA. From 2007 to 2009, he was with Finisar Corporation (NASDAQ: FNSR), Sunnyvale, CA, USA, after its acquisition of Intersymbol Communications Inc.. Since 2009, he has been on the faculty of the electrical engineering at Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, where he is currently an associate professor. In 2010, he founded Terasquare, Inc., Seoul, South Korea, a venture-funded fabless semiconductor start-up which provided low power all digital 100 Gb/s IC solutions. Terasquare, Inc. was acquired by Gigpeak (NYSE:GIG) in 2015. In 2013, He also founded OBELab, Inc., Seoul, Korea, a bio startup that manufactures portable functional brain imaging systems. His research interests span a wide range of topics in wireline communication and medical imaging systems.

Prof. Bae received the Excellence Award from the National Academy of Engineering of Korea in 2013 and the 2006 IEEE Journal of Solid-State Circuits Best Paper Award.